1	1. A method of connecting an integrated circuit die to a substrate,			
2	comprising:			
3	identifying a block of circuitry to be disabled within the integrated circuit			
4	die;			
5	applying a pattern of solder bumps to one of the die and the substrate,			
6	the pattern of solder bumps excluding at least one solder bump used for			
7	connection to the block of circuitry;			
8	placing the integrated circuit die on the substrate with solder pads on			
9	the die aligned with corresponding solder pads on the substrate and with the			
10	pattern of solder bumps disposed between the die and the substrate; and			
11	heating the solder bumps to cause the solder to flow and form electrical			
12	connections between the substrate and the die.			
13				
14	2. The method according to claim 1, wherein the excluded solder bump, if			
15	present, would convey power supply voltage to the block of circuitry.			
16				
17	3. The method in accordance with claim 1, wherein the applying is carried			
18	out by applying solder through a mask selected in accordance with the block			
19	of circuitry to be disabled.			
20				
21	4. The method according to claim 1, wherein the identifying is carried out			
22	by testing blocks of circuitry for functionality, and wherein the block of circuitry			
23	to be disabled is determined to not be functional.			
	Docket No.: 10016669-1 -11- PATENT			

1			
2	5. The method according to claim 1, wherein the identifying is carried out		
3	by determining that a specified performance criterion is required.		
4			
5	6. The method according to claim 1, wherein the block of circuitry to be		
6	disabled comprises one of a plurality of microprocessor cores.		
7			
8	7. The method according to claim 1, wherein the block of circuitry to be		
9	disabled comprises one of a plurality of memory blocks.		
10			
11	8. The method according to claim 1, wherein the block of circuitry to be		
12	disabled comprises one of a plurality of redundant blocks of circuitry.		
13			
14	9. The method according to claim 1, wherein the applying further		
15	comprises, applying a solder bump used to connect ground to the block of		
16	circuitry to be disabled.		
17			

Docket No.: 10016669-1 -12- PATENT

A method of applying solder bumps for soldering a substrate to an 1 10. 2 integrated circuit die, comprising: identifying a block of circuitry on the integrated circuit die that is to be 3 4 disabled; and applying a pattern of solder bumps to one of the die and the substrate, 5 the pattern of solder bumps excluding at least one solder bump used for 6 connection to the block of circuitry that is to be disabled. 7 8 The method according to claim 10, wherein the excluded solder bump, 11. 9 if present, would convey power supply voltage to the block of circuitry. 10 11 The method in accordance with claim 10, wherein the applying is 12 12. carried out by applying solder through a mask selected in accordance with the 13 block of circuitry to be disabled. 14 15 The method according to claim 10, wherein the identifying is carried out 16 13. by testing blocks of circuitry for functionality, and wherein the block of circuitry 17 to be disabled is determined to not be functional. 18 19 The method according to claim 10, wherein the identifying is carried out 20 14. by determining that a specified performance criterion is required. 21 22 The method according to claim 10, wherein the block of circuitry to be 23 15.

Docket No.: 10016669-1 -13- PATENT

1 disabled comprises one of a plurality of microprocessor cores.

2

- 3 16. The method according to claim 10, wherein the block of circuitry to be
- 4 disabled comprises one of a plurality of memory blocks.

5

- 6 17. The method according to claim 10, wherein the block of circuitry to be
- 7 disabled comprises one of a plurality of redundant blocks of circuitry.

8

- 9 18. The method according to claim 10, wherein the applying further
- 10 comprises, applying a solder bump used to connect ground to the block of
- 11 circuitry to be disabled.

12

Docket No.: 10016669-1 -14- PATENT

1	19. A method of configuring functionality of an integrated circuit die,		
2	comprising:		
3	identifying a block of circuitry to be configured by selectively making an		
4	electrical connection between a substrate and the integrated circuit die;		
5	applying a pattern of solder bumps to one of the die and the substrate,		
6	the pattern of solder bumps selectively excluding at least one solder bump		
7	used for connection to the block of circuitry;		
8	placing the integrated circuit die on the substrate with solder pads on		
9	the die aligned with solder pads on the substrate and the pattern of solder		
10	bumps disposed therebetween; and		
11	heating the solder bumps to cause the solder to flow and form electrical		
12	connections between the substrate and the die.		
13			
14	20. The method according to claim 19, wherein the excluded solder bump,		
15	if present, would convey power supply voltage to the block of circuitry.		
16			
17	21. The method according to claim 19, wherein the excluded solder bump,		
18	if present, would convey a signal as an input to a logic circuit in the block of		
19	circuitry.		
20			
21	22. The method in accordance with claim 19, wherein the applying is		
22	carried out by applying solder through a mask selected in accordance with the		
23	block of circuitry to be disabled.		

Docket No.: 10016669-1 -15- PATENT

Docket No.: 10016669-1 -16- PATENT

1	23.	Art integrated circuit device, comprising.	
2		an integrated circuit die having a plurality of solder pads used for	
3	conveying signals to and from the die, the integrated circuit having a plurality		
4	of blocks of circuitry;		
5		a substrate having a plurality of solder pads corresponding to at least a	
6	portion of the integrated circuit die's solder pads;		
7		a plurality of solder bumps connecting the substrate to the integrated	
8	circuit die; and		
9		wherein at least one of the blocks of circuitry is configured by virtue of	
10	omission of a solder bump for at least one connection between the substrate		
11	and the at least one of the plurality of blocks of circuitry.		
12			
13	24.	The apparatus according to claim 23, wherein the one of the plurality of	
14	block	s of circuitry is disabled by omission of a solder bump that supplies	
15	powe	r supply voltage to the at least one of the block of circuitry.	
16			
17	25.	The apparatus according to claim 24, wherein the block of circuitry that	
18	is disabled is identified by testing the plurality of blocks of circuitry for		
19	functionality.		
20			
21	26.	The apparatus according to claim 24, wherein the block of circuitry that	
22	is dis	abled is determined to not be functional by said testing.	
23			

Docket No.: 10016669-1 -17- PATENT

The apparatus according to claim 24, wherein the block of circuitry that 1 27. is disabled comprises one of a plurality of microprocessor cores. 2 3 28. The apparatus according to claim 24, wherein the block of circuitry that 4 is disabled comprises at least one of a plurality of memory blocks. 5 6 The apparatus according to claim 24, wherein the block of circuitry that 7 29. is disabled comprises one of a plurality of redundant blocks of circuitry. 8 9 The apparatus according to claim 24, wherein one of the plurality of 10 30. solder bumps connects the substrate to a ground node in the block of circuitry 11 12 that is disabled. 13 The apparatus according to claim 23, wherein the omitted solder bump, 14 31. if present, would connect the substrate to a logic input forming a part of the 15 16 block of circuitry. 17 The apparatus according to claim 23, wherein the substrate forms part 18 32. 19 of a chip carrier. 20 The apparatus according to claim 23, wherein the one of the plurality of 21 33. blocks of circuitry is configured by selective connection of a signal to a logic 22

Docket No.: 10016669-1 -18- PATENT

23

24

gate.